There is a problem with the clock output level shifter.
Please use R1.
Lido CM5 CPU-CLOCK & FPGA-I2S Print
Created by: Y U
Modified on: Thu, 28 May, 2026 at 11:28 AM
Did you find it helpful? Yes No
Send feedbackSorry we couldn't be helpful. Help us improve this article with your feedback.